Regviz

Texas Instruments /MSP432P401Y /FLCTL_A /FLCTL_PRG_CTLSTAT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FLCTL_PRG_CTLSTAT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Texas Instruments/MSP432P401Y/FLCTL_A/FLCTL_PRG_CTLSTAT#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENABLE_0)ENABLE 0 (MODE_0)MODE 0 (VER_PRE_0)VER_PRE 0 (VER_PST_0)VER_PST 0 (STATUS_0)STATUS 0 (BNK_ACT_0)BNK_ACT

VER_PST=VER_PST_0, BNK_ACT=BNK_ACT_0, STATUS=STATUS_0, MODE=MODE_0, VER_PRE=VER_PRE_0, ENABLE=ENABLE_0

Description

Program Control and Status Register

Fields

ENABLE

Master control for all word program operations

0 (ENABLE_0): Word program operation disabled

1 (ENABLE_1): Word program operation enabled
MODE

Write mode

0 (MODE_0): Write immediate mode. Starts program operation immediately on each write to the Flash

1 (MODE_1): Full word write mode. Flash controller collates data over multiple writes to compose the full 128bit word before initiating the program operation
VER_PRE

Controls automatic pre program verify operations

0 (VER_PRE_0): No pre program verification

1 (VER_PRE_1): Pre verify feature automatically invoked for each write operation (irrespective of the mode)
VER_PST

Controls automatic post program verify operations

0 (VER_PST_0): No post program verification

1 (VER_PST_1): Post verify feature automatically invoked for each write operation (irrespective of the mode)
STATUS

Status of program operations in the Flash memory

0 (STATUS_0): Idle (no program operation currently active)

1 (STATUS_1): Single word program operation triggered, but pending

2 (STATUS_2): Single word program in progress
BNK_ACT

Bank active

0 (BNK_ACT_0): Word in Bank0 being programmed

1 (BNK_ACT_1): Word in Bank1 being programmed

Links

()

Register License

Copyright © 2012-2018 Texas Instruments Incorporated - http://www.ti.com/

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data